## Verifying Correctness of Transactional Memories

#### Ariel Cohen<sup>1</sup> John W. O'Leary<sup>2</sup> Amir Pnueli<sup>1</sup> Mark R. Tuttle<sup>2</sup> Lenore D. Zuck<sup>3</sup>

<sup>1</sup>New York University

<sup>2</sup>Intel

<sup>3</sup>University of Illinois at Chicago

#### FMCAD – November 2007

### **Transactional Memory, why Now?**

• Multicore is now a mainstream architecture;



A D A D A D A

### Transactional Memory, why Now?

- Multicore is now a mainstream architecture;
- Concurrent programs are hard to write:
  - locks, semaphores, etc, are difficult to compose;
- TM is a simple(r) solution for coordination and synchronization of threads, that
  - transfers the burden of the concurrency management from the programmers to the system designers;
  - enables programmers to compose scalable applications safely;
- Many processors are now constructed with the goal of offering TM.

## **Objectives of Research**

• What: Define a methodology, supported by tools, to determine when does a TM satisfy its specification;

## **Objectives of Research**

- What: Define a methodology, supported by tools, to determine when does a TM satisfy its specification;
- How: Propose a general model for abstract TM, based on the model of fair discrete systems, and proof rules, based on abstraction mapping, to verify that an implementation of a TM correctly refines its abstract specification;

## **Objectives of Research**

- What: Define a methodology, supported by tools, to determine when does a TM satisfy its specification;
- How: Propose a general model for abstract TM, based on the model of fair discrete systems, and proof rules, based on abstraction mapping, to verify that an implementation of a TM correctly refines its abstract specification;
- Verify implementations using TLA<sup>+</sup>/TLC;

# Transactional Sequences (TS)

A TS (Transaction Sequence) is a sequence of events, each one of the form.

- $\triangleleft_i$  open a transaction;
- $R_i(x, w)$  read value w from address x;
- $W_i(x, v)$  write value v to address x;
- $\blacktriangleright_i$  commit the transaction;
- $\not\models_i$  abort the transaction;

where

- i is a client ID:
- 2 Each event abbreviates invocation of a request and a non-error response. For example,  $R_i(x, w)$  abbreviates  $R_i(x)$  request responded by w.

通 ト イヨ ト イヨト

#### Well-Formed TSs

- Transactions of each client do not intersect: for every *i*, the projection of the TS on *i* is a sequence of transactions, each of the form ◄<sub>i</sub>(R<sub>i</sub> + W<sub>i</sub>)\* (▶<sub>i</sub> + ≯<sub>i</sub>).
- Each transaction satisfies local R/W consistency: if in a given transaction a  $W_i(x, v)$  occurs, then every later  $R_i(x, w)$  in the same transaction is such that w = v, unless another  $W_i(x, u)$  occurs first.

#### Atomic and Serializable TSs

#### A TS is atomic if

- Transactions don't overlap (even for different clients);
- Any R<sub>i</sub>(x, v) has the value of the most recent W<sub>j</sub>(x, v) in a committed transaction (i.e. in a transaction that ends with ►).

### Atomic and Serializable TSs

#### A TS is atomic if

- Transactions don't overlap (even for different clients);
- Any R<sub>i</sub>(x, v) has the value of the most recent W<sub>j</sub>(x, v) in a committed transaction (i.e. in a transaction that ends with ►).

A TS is serializable if it can be "transformed" into an atomic TS.

• Such transformation is effected by exchanging contiguous events according to specified rules.

### **Interchanging Events**

- Restricting which events in TS may be exchanged, defines
  - correctness conditions;
  - conflicts to be avoided;
- When defining whether two contiguous events  $e_i$  and  $e_j$   $(j \neq i)$  may be interchanged,
  - consider only events that belong to transactions i and j;
  - consider no future events;
  - require restrictions to be independent of data values;
- Let A denote the interchange set pairs of events allowed to be interchanged.

## **Transforming TS's**

- A TS is serializable wrt to A if, after removing all aborted transactions (transactions ending in ≯<sub>i</sub>) it can be transformed into an atomic TS using only interchanges allowed in A.
- Strict Searializability: do not allow (▶<sub>i</sub>, ▶<sub>j</sub>) in the interchange set.

# **Capturing Conflicts**

The interchange set  $\mathcal{A}$  can characterize conflicts that should be avoided in a correct behavior.

- Overlap conflict: a conflict arising when one transaction begins before another pending transaction ends. In A we do not allow (◄<sub>i</sub>, ►<sub>j</sub>) or (►<sub>i</sub>, ◄<sub>j</sub>).
- Writer Overlap conflict: a conflict arising when two transactions overlap and one writes before the other ends. In A we do not allow (W<sub>i</sub>, ▶<sub>j</sub>), and also not (◄<sub>i</sub>, ▶<sub>j</sub>) if there exists W<sub>j</sub>.
- Other conflicts of [Scott06] can be similarly defined; however, not all of them.

#### TMs

An implementation TM consists of two functions:

- A read function that, given a prefix η of a TS, a client id i, and a memory address x, determines which value for read(η, i, x) is returned;
- A commit function that, given a prefix η and a client i, determines if commit(η, i) may be accepted;
- A TS is compatible with a TM if for every event sequence  $\eta$ ,
  - If  $\eta R_i(x, u)$  is a prefix of TS, then  $read(\eta, i, x) = u$ ;
  - If  $\eta \triangleright_i$  is a prefix of TS, then  $commit(\eta, i) = True$ ;

#### TMs

An implementation TM consists of two functions:

- A read function that, given a prefix η of a TS, a client id i, and a memory address x, determines which value for read(η, i, x) is returned;
- A commit function that, given a prefix η and a client i, determines if commit(η, i) may be accepted;
- A TS is compatible with a TM if for every event sequence  $\eta,$ 
  - If  $\eta R_i(x, u)$  is a prefix of TS, then  $read(\eta, i, x) = u$ ;
  - If  $\eta \triangleright_i$  is a prefix of TS, then *commit* $(\eta, i) = True$ ;

A TM correctly implements a transactional memory (with respect to  $\mathcal{A}$ ) if every TS that is compatible with it (once aborted transactions are removed) is serializable.

< 🗇 🕨

## **Formal Specification**

A Specification Module consists of the following:

- spec\_mem:  $\mathbb{N} \to \mathbb{N}$  a persistent memory, init all 0;
- q a queue of pending events;
- spec\_out most recent event added to q;
- An interchange set  $\mathcal{A}$

## **Formal Specification**

A Specification Module consists of the following:

- spec\_mem:  $\mathbb{N} \to \mathbb{N}$  a persistent memory, init all 0;
- q a queue of pending events;
- spec\_out most recent event added to q;
- An interchange set  ${\cal A}$

The module can:

- Issue an event and add it to the end of q;
- Remove an aborted transaction from q;
- Interchange consecutive events in q, if A allows;
- Remove from the front of *q spec\_mem-consistent* committed transaction and update *spec\_mem* accordingly;

#### Verification

Given a specification  $\mathcal{D}_A$  and an implementation  $\mathcal{D}_C$ , how to verify that  $\mathcal{D}_C$  implements  $\mathcal{D}_A$ ?

A 🖓 h

3

### Verification

Given a specification  $\mathcal{D}_A$  and an implementation  $\mathcal{D}_C$ , how to verify that  $\mathcal{D}_C$  implements  $\mathcal{D}_A$ ? Find an abstraction relation R between  $\mathcal{D}_C$ 's and  $\mathcal{D}_A$ 's states, such that the following all hold:

- Every initial concrete state has an *R*-related initial abstract state;
- Every concrete transition can be emulated by an abstract transition;
- Every pair of *R*-related states agree on their observables;
- Abstract fairness requirements hold in any abstract state sequence that is *R*-related to a concrete computation;

# Verification Using TLC

TLC is an explicit state model checker for  $TLA^+$ . It requires  $TLA^+$  descriptions of:

- A specification module;
- An implementation module;
- A refinement mapping from the implementation to the specification;

TLC runs the implementation module while using the refinement mapping to map concrete steps into abstract steps, and checks if they are compatible with the specification module.

### **Example: Lazy Invalidation**

- Scott: a conflict occurs when the commitment of one transaction may invalidate a read of the other;
- More formally: if for some transactions T<sub>i</sub> and T<sub>j</sub> and some memory address x, a sequence that satisfies
   R<sub>i</sub>(x), W<sub>j</sub>(x) ≺ ▶<sub>j</sub> ≺ ▶<sub>i</sub>, where e<sub>i</sub> ≺ e<sub>j</sub> denote that e<sub>i</sub>
   precedes e<sub>j</sub>, occurs.
- Admissible interchange set A: e<sub>i</sub> and e<sub>j</sub> may be interchanged unless ∃x, u, v.(W<sub>j</sub>(x, u) ∈ T<sub>j</sub> ∧ e<sub>i</sub> = R<sub>i</sub>(x, v) ∧ e<sub>j</sub> = ▶<sub>j</sub>)

## **Example: Trivial Implementation**

The implementation module has the following data structures:

- *imp\_mem*:  $\mathbb{N} \to \mathbb{N}$  a persistent memory, init all 0;
- pend\_trans: array of lists where pend\_trans[i] are the events of i's pending transaction;
- *imp\_out* latest occurring event;
- history\_q a queue that consists of all the pending transactions' events; It is an auxiliary variable introduced to simplify the proof;

Lazy version management – memory updated at commit;

Lazy conflict detection – conflicts detected at commit;

• In case of a conflict, the committing transaction is aborted;

## **Example: Refinement Mapping**

A refinement mapping is defined from Trivial Implementation to Specification:

- spec\_mem ← imp\_mem;
- $q \leftarrow history_q$ ;
- spec\_out  $\leftarrow$  imp\_out;

프 에 에 프 어

# **Example: Refinement Mapping**

A refinement mapping is defined from Trivial Implementation to Specification:

- spec\_mem ← imp\_mem;
- $q \leftarrow history_q;$
- spec\_out ← imp\_out;

#### verified, using this refinement:

Trivial Implementation correctly implements Lazy Invalidation.

Bounds of data structures:

- 2 clients;
- At most 4 events in each transaction;
- 2 memory addresses, 3 values;

## **Additional Implementations Verified**

Using  ${\ensuremath{{\rm TLC}}}$  we successfully verified other implementations:

- Eager conflict detection and lazy version management conflicts are checked progressively as transactions read and write data, and the memory is updated only when a transaction is committed (LTM);
- Eager conflict detection and eager version management conflicts are checked progressively, and the memory is updated immediately when a write event occurs (LogTM);

#### **Accomplishments**

- Defined and employed an abstract model for the specification of transactional memory;
- Defined a family of specifications of TMs;
- Showed that by appropriate adaptation of A we can capture conflicts that are mentioned in the literature (e.g. Scott's);
- Deductively verified some simple implementations;
- Successfully verified, using TLC, some standard implementations appearing in the literature (TCC, LTM, LogTM);

### **Future Work**

- Prove liveness properties
  - if a client closes the same transaction infinitely many times, then it is committed infinitely many times;
  - (provided someone suggests an implementation that satisfies such properties...)
- Verify using a theorem prover;
- Prove more complex implementations:
  - memory access outside transactions;
  - nested transactions;

#### Reference

- [Lamport, 99] showed how to specify concurrent systems with TLA<sup>+</sup>;
- [Scott, 06] offered a sequential specifications that embody conflict functions;
- [Herlihy and Moss, 93] proposed the first transactional memory;
- [Shavit and Touitou, 95] presented the first software-only transactional memory (STM);
- [Hammond et al., 04] proposed the model TCC (transactional memory coherence and consistency);
- [Ananian et al., 05] described UTM (unbounded transactional memory) and LTM;
- [Moore et al., 06] proposed LogTM- a log-based transactional memory;

化橡胶 化医胶体医胶体 医