

Robustness between Weak Memory Models

Soham Chakraborty


EEMCS, TU Delft

FMCAD 2021

What is Weak Memory Model?

Traditionally: concurrency = thread interleaving


Interleaving
behaviors
(SC)



What is Weak Memory Model?

Traditionally: concurrency = thread interleaving

Reality: more behaviors than thread interleaving



Example: SB

$X = Y = 0;$

(1) $X = 1;$ || (3) $Y = 1;$
(2) $a = Y;$ || (4) $b = X;$

Behaviors:	SC	Interleavings
$a = 1, b = 1$	✓	1-3-2-4, 3-1-4-2, ...
$a = 0, b = 1$	✓	1-2-3-4
$a = 1, b = 0$	✓	3-4-1-2
$a = 0, b = 0$	✗	-

Example: SB

$X = Y = 0;$

(1) $X = 1;$ || (3) $Y = 1;$
(2) $a = Y;$ || (4) $b = X;$

Behaviors: SC x86

$a = 1, b = 1$ ✓ ✓

$a = 0, b = 1$ ✓ ✓

$a = 1, b = 0$ ✓ ✓

$a = 0, b = 0$ ✗ ✓

Example: SB+mfences

$X = Y = 0;$

$X = 1;$	\parallel	$Y = 1;$
$\text{MFENCE};$	\parallel	$\text{MFENCE};$
$a = Y;$	\parallel	$b = X;$

Behaviors:	SC	x86
------------	----	-----

$a = 1, b = 1$	✓	✓
----------------	---	---

$a = 0, b = 1$	✓	✓
----------------	---	---

$a = 1, b = 0$	✓	✓
----------------	---	---

$a = 0, b = 0$	✗	✗
----------------	---	---

Examples: SB+mfences and SB

$X = Y = 0;$

$X = 1;$ $Y = 1;$
 $\text{MFENCE};$ $\text{MFENCE};$
 $a = Y;$ $b = X;$

Behaviors: SC x86

$a = 1, b = 1$	✓	✓
$a = 0, b = 1$	✓	✓
$a = 1, b = 0$	✓	✓
$a = 0, b = 0$	✗	✗

$X = Y = 0;$

$X = 1;$ $Y = 1;$
 $a = Y;$ $b = X;$

Behaviors: SC x86

$a = 1, b = 1$	✓	✓
$a = 0, b = 1$	✓	✓
$a = 1, b = 0$	✓	✓
$a = 0, b = 0$	✗	✓

Some (not all) programs exhibit additional behaviors on weaker models

Checking (SC) Robustness

Check: For a given program P , and a memory model K :
Does running P on K have *extra behavior* w.r.t. SC?

Checking (SC) Robustness

Check: For a given program P , and a memory model $K = \text{x86}$:
Does running P on K have *extra behavior* w.r.t. SC?

Example:

```
X = Y = 0;  
X = 1; || Y = 1;  
a = Y; || b = X;
```

Violates SC-robustness

Checking and Enforcing (SC) Robustness

Check: For a given program P , and a memory model $K = \text{x86}$:
Does running P on K have *extra behavior* w.r.t. SC?

Enforce (if program P violates SC-robustness on K):

Transform P to P' such that P' is SC-robust.

Example:

$X = Y = 0;$		$X = Y = 0;$
$X = 1; \parallel Y = 1;$	\Rightarrow	$X = 1; \parallel Y = 1;$
$a = Y; \parallel b = X;$		$\text{MFENCE}; \parallel \text{MFENCE};$
		$a = Y; \parallel b = X;$
Violates SC-robustness		Enforce SC-robustness

Checking and Enforcing (SC) Robustness

Check: For a given program P , and a memory model $K = \text{x86}$:
Does running P on K have *extra behavior* w.r.t. SC?

Enforce (if program P violates SC-robustness on K):

Transform P to P' such that P' is SC-robust.

Example:

$X = Y = 0;$		$X = Y = 0;$
$X = 1; \parallel Y = 1;$	\Rightarrow	$X = 1; \parallel Y = 1;$
$a = Y; \parallel b = X;$		$\text{MFENCE}; \parallel \text{MFENCE};$
		$a = Y; \parallel b = X;$
Violates SC-robustness		Enforce SC-robustness

Enable translation of a program from model K to SC

Checking and enforcing robustness of
x86 and ARM (Version 8 and 7) concurrent programs

SC-Robustness

For a given program P , and a memory model K :

Does running P on K have *extra behavior* w.r.t. SC?



M-K Robustness

For a given program P , and two memory models M and K : Does running P on K have *extra behavior* w.r.t. M ?

M-K Robustness

For a given program P , and two memory models M and K : Does running P on K have *extra behavior* w.r.t. M ?

Existing approaches: M =sequential consistency (SC)

$\downarrow M-K \rightarrow$	x86	ARMv8	ARMv7
SC	✓	?	?
x86	-	?	?
ARMv8	-	-	?

M-K Robustness

For a given program P , and two memory models M and K : Does running P on K have *extra behavior* w.r.t. M ?

Existing approaches: M =sequential consistency (SC)

$\downarrow M-K \rightarrow$	x86	ARMv8	ARMv7
SC	✓	✓	✓
x86	-	?	?
ARMv8	-	-	?

M-K Robustness

For a given program P , and two memory models M and K : Does running P on K have *extra behavior* w.r.t. M ?

Existing approaches: M =sequential consistency (SC)

$\downarrow M-K \rightarrow$	x86	ARMv8	ARMv7
SC	✓	✓	✓
x86	-	✓	✓
ARMv8	-	-	✓

	Behaviors:	SC	x86	ARM
$X = Y = 0;$	$a = 1, b = 1$	✓	✓	✓
$X = 1; \parallel Y = 1;$	$a = 0, b = 1$	✓	✓	✓
$a = Y; \parallel b = X;$	$a = 1, b = 0$	✓	✓	✓
	$a = 0, b = 0$	✗	✓	✓

The program is x86-ARM robust

SC-robustness for ARM is too strong for x86 to ARM translation

- The inserted **DMBFULL** fences are redundant

		Behaviors:	SC	x86	ARM
$X = Y = 0;$					
$X = 1;$	$Y = 1;$	$a = 1, b = 1$	✓	✓	✓
DMBFULL	DMBFULL	$a = 0, b = 1$	✓	✓	✓
$a = Y;$	$b = X;$	$a = 1, b = 0$	✓	✓	✓
		$a = 0, b = 0$	✗	-	✗

The program is x86-ARM robust

SC-robustness for ARM is too strong for x86 to ARM translation

- The inserted **DMBFULL** fences are redundant

M-K Robustness

For a given program P , and two memory models M and K : Does running P on K have *extra behavior* w.r.t. M ?

Existing approaches: M =sequential consistency (SC)

$\downarrow M-K \rightarrow$	x86	ARMv8	ARMv7
SC	✓	✓	✓
x86	-	✓	✓
ARMv8	-	-	✓

Proposed Approach:

- 1 Identify $M-K$ robustness conditions
- 2 Statically analyze if a program is M-K robust
- 3 If not: Insert appropriate fences to enforce robustness

SB Execution Graph

$X = Y = 0;$


$X = 1; \parallel Y = 1;$
 $a = Y; \parallel b = X;$

Outcome:

$a = b = 0$

SB Execution Graph

$X = Y = 0;$
 $X = 1; \parallel Y = 1;$
 $a = Y; \parallel b = X;$
Outcome:
 $a = b = 0$



po: program order

rf: reads-from

co: coherence-order

fr: from-read


rf: external-reads-from

co: external-coherence-order

fre: external-from-read

SB Execution Graph


$X = Y = 0;$
 $X = 1; \parallel Y = 1;$
 $a = Y; \parallel b = X;$
 $a = b = 0$



SC-robustness violation by $po \cup fre$ cycle

Some Definitions

$X = Y = 0;$
 $X = 1; \parallel Y = 1;$
 $a = Y; \parallel b = X;$
 $a = b = 0$




- $\text{eco} = (\text{rfe} \cup \text{coe} \cup \text{fre})^+$ and
- $\text{epo} = \text{po} \cap (\text{codom}(\text{eco}) \times \text{dom}(\text{eco}))$

Proposed Technique

An axiom violation implies a cycle on the execution graph

An axiom violating cycle is of the form:



where at least one epo is *unordered*

M - K Robustness violating cycle:

allowed in model K but disallowed in model M

Enforce ordering on **epo** edges

Possible ways to order memory access pairs in architectures:

- Memory accesses are ordered
- Preserved-program-orders based on dependencies
- Same location memory accesses
- Intermediate fences

Orderings in Model *K*

Model <i>K</i> \Rightarrow Ordering constraints \Downarrow	x86	ARMv8	ARMv7
Regular Memory accesses	✓		
synchronizing memory accesses	-		
Dependency based ordering	-		
Same location access pairs	✓		
Intermediate fences	✓		

Orderings in Model *K*

Model <i>K</i> \Rightarrow Ordering constraints \Downarrow	x86	ARMv8	ARMv7
Regular Memory accesses	✓	✗	
synchronizing memory accesses	-	✓	
Dependency based ordering	-	✓	
Same location access pairs	✓	✓	
Intermediate fences	✓	✓	

Orderings in Model *K*


Model <i>K</i> \Rightarrow Ordering constraints \Downarrow	x86	ARMv8	ARMv7
Regular Memory accesses	✓	✗	✗
synchronizing memory accesses	-	✓	-
Dependency based ordering	-	✓	✓
Same location access pairs	✓	✓	✗
Intermediate fences	✓	✓	✓

ARMv7 Concurrency

Same location read-write accesses are not always ordered

$X = Y = 0;$
 $a = X; \quad \parallel \quad Y = X; \quad \parallel \quad X = Y;$
 $X = 1;$

ARMv7 allows the following execution




Yet po_ℓ is included in SC-ARMv7 condition

Dependencies are not strong enough relation (unlike ARMv8)

$X = T; \parallel X = 2; \parallel Y = X; \parallel Z = Y; \parallel Z = 1; \parallel T = Z;$

ARMv7 allows the following execution



The execution is **NOT** SC-ARMv7 even if all epo edges are ppo

Robustness Conditions

Conditions for M - K Robustness: all **epo** edges are ordered

Model $K \Rightarrow$ Ordering constraints ↓	x86	ARMv8	ARMv7
Regular Memory accesses	✓	✗	✗
synchronizing memory accesses	-	✓	-
Dependency based ordering	-	✓	✓ ✗
Same location access pairs	✓	✓	✗ ✓
Intermediate fences	✓	✓	✓

Static Robustness Checking



Static checking of the semantic robustness property

Steps:

- Identify program components which may run concurrently
 - Thread functions which may create multiple threads

Static Robustness Checking



Static checking of the semantic robustness property

Steps:

- Identify program components which may run concurrently
- Construct memory-access pair graph (MPG)

Static Robustness Checking



Static checking of the semantic robustness property

Steps:

- Identify program components which may run concurrently
- Construct memory-access pair graph (MPG)
- Identify the access pairs on the cycle

Static Robustness Checking



Static checking of the semantic robustness property

Steps:

- Identify program components which may run concurrently
- Construct memory-access pair graph (MPG)
- Identify the access pairs on the cycle
- Check if any access pair on the cycle may create an unordered *epo*

Fency: a tool for static robustness analysis and enforcement

- x86, ARMv8, ARMv7 programs
- Based on LLVM code generation phase
- Parameterized programs

Experiments

- Several concurrent data structures and algorithms
- Compared to Trencher: an existing SC-x86 robustness analyzer





















Fency vs Naive for SC-x86 robustness

Fency ensures SC-x86 robustness with less fences

Prog.	Naive	Fency
Barrier	6	2
Dekker-TSO	20	4
Peterson-SC	14	2
Lamport-SC	17	4
Spinlock	14	0
Ticketlock	12	0
Seqlock	7	0
RCU-offline	33	7
Cilk-TSO	22	2
Cilk-SC	22	0

Fency vs Trencher for SC-x86 robustness

Checking results and # inserted fences

Prog.	Fency	Trencher
Barrier	 2	 2
Dekker-TSO	 0	 0
Peterson-SC	 2	 2
Lamport-SC	 4	 4
Spinlock	 0	 0
Ticketlock	 0	 0
Seqlock	 0	 0
RCU-offline	 3	 -
Cilk-TSO	 0	 0
Cilk-SC	 0	 2

Analysis time: Fency vs Trencher

Prog.	Fency			Trencher		
	result		⟨seconds	result		⟨seconds
Barrier	✗	2	⟨0.005	✗	2	⟨0.004
Dekker-TSO	✓	0	⟨0.002	✓	0	⟨0.007
Peterson-SC	✗	2	⟨0.004	✗	2	⟨0.013
Lamport-SC	✗	4	⟨0.019	✗	4	⟨0.107
Spinlock	✓	0	⟨0.004	✓	0	⟨0.007
Ticketlock	✓	0	⟨0.004	✓	0	⟨0.006
Seqlock	✓	0	⟨0.004	✓	0	⟨0.582
RCU-offline	✗	3	⟨0.038	✗	-	⟨0.246
Cilk-TSO	✓	0	⟨0.011	✓	0	⟨2.039
Cilk-SC	✓	0	⟨0.010	✗	2	⟨6.322

Other Observations from Empirical Evaluation

Most of the ARM (8 and 7) programs violate robustness criteria

- Independent memory access pairs are unordered

Other Observations from Empirical Evaluation

Most of the ARM (8 and 7) programs violate robustness criteria

- Independent memory access pairs are unordered

Enforcing non-SC robustness often requires less fences than enforcing SC-robustness.

- Robustness analyses between weak memory models are useful !

Robustness analysis and enforcement

- x86, ARMv8, ARMv7 programs

Fency: static robustness checking and enforcement

Available at:

[https://www.st.ewi.tudelft.nl/sschakraborty/
Fency-FMCAD21.zip](https://www.st.ewi.tudelft.nl/sschakraborty/Fency-FMCAD21.zip)

Going forward:

- New architectures, features, precise and scalable analysis tools

Robustness analysis and enforcement

- x86, ARMv8, ARMv7 programs

Fency: static robustness checking and enforcement

Available at:

[https://www.st.ewi.tudelft.nl/sschakraborty/
Fency-FMCAD21.zip](https://www.st.ewi.tudelft.nl/sschakraborty/Fency-FMCAD21.zip)

Going forward:

- New architectures, features, precise and scalable analysis tools

Thank you !