BOUNDED MODEL CHECKING FOR LLVM

Siddharth Priya*, Xiang Zhou, Yusen Su, Yakir Vizel, Yuyan Bao, and Arie Gurfinkel

MEET OUR TEAM



Siddharth Priya University of Waterloo



Yakir Vizel The Technion



Xiang Zhou University of Waterloo



Yuyan Bao University of Waterloo



Yusen Su University of Waterloo



Arie Gurfinkel University of Waterloo

OUTLINE

Context and Contributions

VC Generation

Tracking program state metadata

VCGen as a symbolic VM

Results

Future Work



CONTEXT

LLVM-IR Verification Condition

External View of SEABMC

Compile programs to LLVM IR, .e.g., from C.Bound execution length (unroll and cut loops).Generate verification condition (VC) in SMT form.Verify VC using a solver.

CONTRIBUTIONS

MULTIPLE VCGEN STRATEGIES

Introduce an IR language on top of **LLVM** IR called **SEA-IR**.

Generate VCs from SEA-IR programs in control flow or data flow form and different memory representations – SMT theory of arrays vs Lambdas.

Configurability enables quick experimentation.

CONVENIENT PROGRAM STATE METADATA STORAGE

Provide mechanisms and interface to track program state metadata by allowing (shadow) memory and (fat) pointers to store metadata.

RESULTS ON PRODUCTION CODE

SEABMC - **Open-sourced** BMC engine for the SEAHORN program analysis framework.

Re-verify **aws-c-common** library using SEAHORN and compare with state-of-the-art verification tools.



VC GENERATION

SEA-IR – PURIFY MEMORY OPERATIONS

```
\begin{array}{rcl} PR & ::= & \text{fun main()} \{BB^+\} \\ BB & ::= & L:PHI^* \ S^+ \ (BR \ | \ halt) \\ BR & ::= & br \ E, \ L, \ L \ | \ br \ L \\ PHI & ::= & R = phi \ [R, \ L] (, \ [R, \ L])^* \ | \\ & M = phi \ [M, \ L] (, \ [M, \ L])^* \ | \\ & P = phi \ [P, \ L] (, \ [P, \ L])^* \\ S & ::= & RDEF \ | \ MDEF \ | \ VS \\ RDEF & ::= & R = E \ | \ P, \ M = alloca \ R, \ M \ | \\ & P = load \ P, \ M \ | \ M = free \ P, \ M \\ MDEF & ::= & M = store \ R, \ P, \ M \ | \ M = store \ P, \ P, \ M \\ VS & ::= & assert \ R \ | \ assume \ R \end{array}
```

SEA-IR syntax

Unlimited registers: Each register has a type – scalar, pointer, or memory.

All operations are pure: **SEA-IR** extends LLVM IR by making dependency information between memory operations explicit.

SEA-IR – PURIFY MEMORY OPERATIONS

	malloc always creates unique memory.
	P0, M0 = malloc 1, MINIT
lains	P1, M1 = malloc 1, MINIT
Def-use memory chains	= M2 = store 0, P0, M0
se mer	- M3 = store 0, P1, M1
Def-u	R0 = load P0, M2
	R1 = load P1, M3

P0 and P1 always read from distinct memories

Example: SEA-IR program with pure memory operations. Blue and Red are distinct def-use memory chains. This distinction helps generate simpler VC.

```
Source prog.
```

SA prog.

```
int main() {
    int s = nd_int();
    assume(s > -5);
    if (s > 0) {
        s = s - nd_int();
    }
    assert(s > -5);
    return 0;
}
```

define main() { **BB0:** R0 = nd int()R1 = R0 > -5assume R1 R2 = R0 > 0br R2, BB1, BB2 BB1: R3 = nd int()R4 = R0 - R3br BB2 **BB2**: PHINODE = phi [R4, BB1], [R0, BB0] R5 = PHINODE > -5assume(!R5) assert false halt

Vcgen: SA Control Flow form can be used to generate verification conditions

C program: nd_int returns a non-deterministic int; assume and assert have usual meanings

SA program: SEA-IR

program in control flow form with **phi** nodes. It has a single assert (SA).

VC generation can happen from control flow form with phi nodes

Source prog.

int main() {	
<pre>int s = nd_int();</pre>	
assume(s > -5);	
if (s > 0) {	
s = s - nd int();	
$3 = 3 \text{Ind}_\text{Ind}()$	
}	
assert(s > -5);	
return 0;	
}	

SA prog. define main() { BB0: R0 = nd_int() R1 = R0 > -5



BB2: PHINODE = phi [R4, BB1], [R0, BB0] R5 = PHINODE > -5

R5 = PHINODE > assume(!R5) assert false

assert talse halt }

C program: **nd_int** returns a non-deterministic int; **assume** and **assert** have usual meanings

SA program: SEA-IR program in control flow form with **phi** nodes. It has a single assert (SA).

GSA prog.

```
define main() {
BB0:
  R0 = nd int()
  R1 = R0 > -5
  R2 = R0 > 0
  br R2, BB1, BB2
BB1:
  R3 = nd int()
  R4 = R0 - R3
  br BB2
BB2:
  GAMMA = select R2, R4, R0
  R5 = GAMMA > -5
  R6 = !R5
  R7 = R1 \&\& R6
  assume R7
  assert false
  halt
}
```

GSA program: SEA-IR program in gated SSA form (**GSA**) It has a single assur

(**GSA**). It has a single assume and a single assert (**SASA**).

VC generation can happen from control flow (data flow) form with gamma nodes

Source prog.

int main() {
<pre>int s = nd_int();</pre>
assume(s > -5);
• • • •
if (s > 0) {
s = s - nd_int();
}
assert(s > -5);
assert(s > -5);
return 0;
3
J

SA prog. define main() { **BB0:** R0 = nd int()R1 = R0 > -5assume R1 R2 = R0 > 0br R2, BB1, BB2 BB1: R3 = nd int()R4 = R0 - R3br BB2 **BB2**: PHINODE = phi [R4, BB1], [R0, BB0] R5 = PHINODE > -5assume(!R5) assert false halt

VC GSA prog. define main() { **BB0**: R0 = nd int()R1 = R0 > -5R2 = R0 > 0br R2, BB1, BB2 (r4 = r0 - r3) &&(r2 = r0 > 0)BB1: R3 = nd int()(gamma = ite(r2, r4, r0)) &&R4 = R0 - R3(gamma > -5)br BB2 (r6 = !r5) &&BB2: (r1 = r0 > -5) &&GAMMA = select R2, R4, R0(r7 = r1 && r6) &&R5 = GAMMA > -5r7 && !false R6 = !R5R7 = R1 && R6assume R7 assert false halt

C program: nd_int returns a non-deterministic int; assume and assert have usual meanings **SA program: SEA-IR** program in control flow form with **phi** nodes. It has a single assert (SA). **GSA program: SEA-IR**

program in gated SSA form (**GSA**). It has a single assume and a single assert (**SASA**).

VCGen from **GSA** program using pure dataflow analysis.

VC generation can happen from different SEA-IR forms – control flow or dataflow.



TRACKING PROGRAM STATE METADAT A

Using Shadow memory and fat pointers

SHADOW MEMORY AND FAT POINTERS

Shadow every byte (or word) of program memory with program state metadata. E.g.,

- Memcheck addressable, initialized memory?
- Eraser concurrent access follows locking discipline

Recent CBMC-SSM extension has shadow memory for CBMC.

 CBMC-SSM: Bounded Model Checking of C Programs with Symbolic Shadow Memory, ASE 2022, Bernd Fischer, Salvatore La Torre, Gennaro Parlato, Peter Schrammel

Some metadata can be "cached" at pointers instead of memory, saving memory accesses. This scheme is called Fat pointers.

Prog Memory	Metadata 0	Metadata 1	Metadata 2						
Addr0									
Addr1									
AddrN									
Shadow mem representation									



Fat pointer application – detect OOB access

```
int main() {
 char *p = (char *) malloc(sizeof(char));
 *p = 255;
 *(p+8) = 255; - OOB access;
 return 0
                     Undefined behaviour
```

```
int main() {
   char *p = (char *) malloc(sizeof(char));
sea_is_deref(p, 0);
   *p = 255;
X sea_is_deref(p, 8);
   *(p+8) = 255;
  return 0
 }
```

sym(R1 = isderef P0 B) == $r1 = 0 \le p0.offset + B \le p0.size$

isderef semantics

Contrast with CBMC: CBMC overloads pointer bits to store metadata adding constraints on the addresses that can be modelled. Fat pointers have no such Bounded Model Checking for LLVM limitation!

Base Address	Offset	Size
р	0	1
Base Address	Offset	Size
р	8	1

Shadow memory application – detect UAF

```
int main() {
   char *p = (char *)malloc(sizeof(char));
   *p = 0;
   free(p);
   *p = 255;
   return 0
}
```

Intrinsic like sea_is_alloc operate on program metadata.

Note: This scheme relies on fat pointers that store base address.

Intrinsics to track other program properties – e.g., sea_is_mod (RO memory integrity)

```
int main() {
    char *p = (char *) malloc(sizeof(char));
    sea_is_alloc(p);
    *p = 0;
    free(p);
    sea_is_alloc(p);
    *p = 255;
    return 0
  }
```

Prog Memory	Base	Offset	isAlloc
р			 0 or 1



VCGEN AS A SYMBOLIC VM

BACKEND: VCGEN AS A (SYMBOLIC) VM



Bounded Model Checking for LLVM

BACKEND: VCGEN AS A (SYMBOLIC) VM





RESULTS

aws-c-common library

≡ 0	Ļ								
📮 awslabs / aws-c-common									
Core c99 package for AWS SDK for C. Includes cross-platform primitives, configuration, data structures, and error handling.									
مْلِمَ Apache-2.0 License									
☆ 166 stars 😵 94 forks									
Star ⊙ Watch ◄									
Code () Issues 33 () Pull requests 5 () Actions	•••								
۶۶ main -	••••								

https://github.com/awslabs/aws-c-common

[*] Code-Level Model Checking in the Software Development Workflow, Chong et al., ICSE 2020

Core C99 package for AWS SDK

- cross-platform primitives
- configuration
- data structures
- error handling

Self-contained

Low-level and platform specific C

Extensively verified using CBMC*

- >160 unit proofs
- verify memory safety, representation invariants, basic operations

aws-c-common benchmark verification time

	Stat	tistics	SEABMC		CBMC			SMACK					Symbiotic					KLEE				
category	ent	loc	avg (s)	std (s)	time (s)	avg (s)	std (s)	time (s)	cnt	fid/to	avg (s)	std (s)	time (s)	cnt	fid/to	avg (s)	std (s)	time (s)	ent	avg (s)	std (s)	time (s)
arithmetic array array_list byte_buf	6 4 24 29	202 390 3,150 2,908	1 2 3 1	0 1 4 1	3 7 71 29	4 6 19 9	0 0 33 10	22 23 450 252	6 4 24 29	2/0 0/1 0/0 0/2	3 53 5 27	1 98 1 50	18 213 126 788	6 4 23 29	0/0 0/0 0/0	135 11 43 40	281 4 68 162	809 44 980 1,168	6 4 24 27	1 26 41 59	0 2 38 96	5 103 994 1,592
			SE/	ABN	ЛС		CBI	MC			SN	ЛА	СК		S	SYM	IBIC	DTIC		KLE	Ε	
otal Time		ć	710)s			6,3	98s	6,370s			10,946s			5	5,741s						
total	169	20,790			710			6,398		4/20			6,370		10/5			10,946				5,741

TABLE II: Verification results for SEABMC, CBMC, SMACK, SYMBIOTIC, and KLEE. Timeout for SMACK and SEABMC is 200s, and 5,000s for SYMBIOTIC. cnt, fld, to, avg, std and time, are the number of verification tasks, failed cases, timeout cases, average run-time, standard deviation, and total run-time in seconds, per category.

Read only memory proof using shadow memory (rewrite 70 proofs)

Comparision with SeaBMC CRMC SMACK SYMBIOTIC KIEF

SEABMC config	Total time
Shadow	90s
No shadow	143s

RESULTS: AWS-C-COMMON

OPT VCGEN STRATEGY



VERIFICATION OUTCOME

Strengthen findings of original verification effort using CBMC

Found no bugs in production code but found bugs in proofs.

Shadow memory can make verification and specification simpler.

COMPARISION WITH STATE-OF-THE-ART



FUTURE WORK – GENERATE SIMPLER VERIFICATION CONDITIONS

Utilize fat pointers and shadow memory to express safety properties in a user-friendly way and generate simpler VC.

Apply BMC to Rust. Use ownership semantics to simplify VC.

Use more sophisticated static analysis to solve assertions statically.



THANK YOU

Siddharth Priya

Siddharth.priya@uwaterloo.ca

FAT POINTERS -- SPATIAL MEMORY SAFETY

Base AddressOffsetSizeMetadataFigure: Fat pointers contain address and
metadataImage: Add more metadata at pointers!

Figure: isderef semantics

Problem: Ensure all memory accesses are within allocated bounds.

Solution: In the symbolic VM, expand pointers to pointers. Provide API to compute on fat.

Pointer definition and manipulation Allocation sets up base, offset and size. Offset is updated on pointer arithmetic.

Pointer dereference

Add **isderef** checks on all accesses. Attempt to solve them using static analysis.

Isderef checks are automatically added for every access. Many checks are solved resolved before SMT solving.

SHADOW MEM -- TEMPORAL MEMORY SAFETY

```
int main() {
          char *p = (char *)
        malloc(sizeof(char));
          *p = 0;
          free(p); ----- UAF; Undefined behaviour
          *p = 255;
          return 0
                             Shadow Memory
        Prog Memory
                       Alloc Memory
                                        IsWritten
                                                     Metadata
Addr0
Addr1
```

Add more metadata at addresses!

```
sym(R1 = isalloc P0 M) == r1 = read(m.alloc, p0.base)
```

Figure: isderef semantics

Problem: Ensure memory type state is OK; E.g., memory is allocated, read only memory is not mutated.

Solution: In the symbolic VM, add shadow memory. Store metadata keyed by address.

Memory Def/free Set alloc memory to true/false.

Memory use Add isalloc checks.

We record metadata at base of pointer. Thus, need fat pointers.

Source form

int main() {
 int s = nd_int();
 assume(s > -5);
 if (s > 0) {
 s = s - nd_int();
 }
 assert(s > -5);
 return 0;
}

SA form define main() { **BB0:** R0 = nd int()R1 = R0 > -5assume R1 R2 = R0 > 0br R2, BB1, BB2 BB1: . . . R3 = nd int()R4 = R0 - R3br BB2 **BB2**: PHINODE = phi [R4, BB1], [R0, BB0] R5 = PHINODE > -5assume(!R5) assert false halt

VCGEN GSSA form define main() { **BB0**: R0 = nd int()R1 = R0 > -5R2 = R0 > 0br R2, BB1, BB2 (r4 = r0 - r3) &&(r2 = r0 > 0)BB1: R3 = nd int()(gamma = ite(r2, r4, r0)) &&R4 = R0 - R3(gamma > -5)br BB2 (r6 = !r5) &&BB2: (r1 = r0 > -5) &&GAMMA = select R2, R4, R0(r7 = r1 && r6) &&R5 = GAMMA > -5r7 && !false R6 = !R5R7 = R1 && R6assume R7 assert false halt

C program: nd_int returns a non-deterministic int; assume and assert have usual meanings **SA program: SEA-IR** program in control flow form with **phi** nodes. It has a single assert (SA).

GSSA program: SEA-IR

program in gated SSA form (**GSSA**). It has a single assume and a single assert (**SASA**).

VCGen from **GSSA** program using pure dataflow analysis.

VC generation can happen from different SEA-IR forms – control flow or dataflow.

}