Reconciling Verified-Circuit Development and Verilog Development

Andreas Lööw Imperial College London

One-slide summary









One-slide summary











This talk

Address some of Verilog's quirks in the process of extending the Verilog support of the verified Verilog synthesis tool Lutsig (and associated tools)

What is Lutsig?

Lutsig – a verified Verilog synthesis tool

- Developed and verified inside the HOL4 interactive theorem prover (first version published at CPP'21)
- Handles a small synthesisable subset of Verilog for synchronous designs
- Currently targets FPGAs:
 - Verified synthesis algorithm
 - Translation-validation-based technology-mapping algorithm for FPGAs (LUTs)

What do I mean by verified-program/verified-circuit development?

Input: Program/circuit description

Input: Specification

Input: Program/circuit description

















How does verifying a Verilog synthesis tool differ from verifying a compiler for a software language?

Verilog









Simulation-and-synthesis mismatches



Simulation-and-synthesis mismatches



Simulation-and-synthesis mismatches





Illustrative example of the clash between the two semantics: Combinational logic

"Mis-ordered" assignments

B.5 Assignment statements mis-ordered

```
module andor1a(
   output logic y,
   input logic a, b, c);
logic tmp;
```

```
always_comb begin
y = tmp | c;
tmp = a & b; // write after read
end
endmodule
```

"Mis-ordered" assignment statements mis-ordered

```
module andor1a(
   output logic y,
   input logic a, b, c);
logic tmp;
```

```
always_comb begin
y = tmp | c;
tmp = a & b; // write after read
end
endmodule
```

"Mis-ordered" assignments

B.5 Assignment statements mis-ordered

```
module andor1a(
   output logic y,
   input logic a, b, c);
logic tmp;
```

```
always_comb begin
y = tmp | c;
tmp = a & b; // write after read
end
endmodule
```


B.5 Assignment statements mis-ordered

```
module andor1a(
   output logic y,
   input logic a, b, c);
logic tmp;
```

```
always_comb begin
y = tmp | c;
tmp = a & b; // write after read
end
```

endmodule











B.5 Assignment statements mis-ordered

```
module andor1a(
   output logic y,
   input logic a, b, c);
logic tmp;
```

```
always_comb begin
y = tmp | c;
tmp = a & b; // write after read
end
```

endmodule

endmodule



B.5 Assignment statements mis-ordered module andor1a(output logic y, input logic a, b, c); logic tmp; always_comb begin y = tmp | c;tmp = a & b; // write after re end









B.5 Assignment statements mis-ordered module andor1a(output logic y, input logic a, b, c); logic tmp; always_comb begin y = tmp | c; tmm = 2 by ((united offermality))

```
tmp = a & b; // write after rg
```

end

```
endmodule
```







What happens when you give today's synthesis tools a problematic design?

Basically anything, today's synthesis tools might:

- abort (good case)
- emit warnings (borderline case)
- silently synthesise nonsense (bad case)

In other words, such synthesis tools are **not** semantics preserving

Lutsig's solution

- Need both semantics
 - Simulation semantics for circuit-correctness theorem transportation
 - Synthesis semantics for actually describing hardware, not just behaviour
- Informally: Lutsig is forced, as we will see, to abort if there's a mismatch between the two
- Formally: There are two theorems...

Lutsig's correctness theorems (simplified)

Correctness w.r.t. (Lutsig's) Verilog simulation semantics: Lutsig(D) = OK(N) ==> forall n, run_verilog(D, n) = run_netlist(N, n) (except for X-related behavior, which is allowed to be removed)

Correctness w.r.t. modelling rules for always_comb:

Lutsig(D) = OK(N) ==> forall Verilog variables v in D, if v written to by always_comb block ==> no register with name v in netlist N

Lutsig in practice

- If Lutsig successfully gives back a synthesised netlist:
 - Because of Lutsig's correctness theorem, the synthesised netlist must have the same behaviour as the input Verilog module
 - I.e., simulation-and-synthesis mismatches are ruled out using mathematical proof
- If Lutsig errors out:
 - Revisit your design
 - This happens e.g. when the simulation and synthesis semantics point in different directions (i.e., you broke some of the "modelling rules"), because Lutsig abides by both semantics, Lutsig is forced to abort if this happens

What does Lutsig actually do?

- Sequential blocks (always_ff) straightforward to handle
- Combinational blocks (always_comb):
 - Sort blocks topologically w.r.t. read dependencies, e.g.:

```
always_comb b = a + 1;
always_comb a = inp;
```

- (Abort if cannot sort.)
- Examples of individual blocks to follow...

Combinational example 1: Scalars

For straight-line code, read as netlist:

always_comb begin

// Lutsig would die here since tmp
// read before written to



Combinational example 2: Arrays

For straight-line code, read as netlist:

```
logic[1:0] foo;
```

```
always_comb begin
foo[0] = inp1;
foo[1] = inp2;
// ok reading foo here since whole array covered
foo = foo + 1;
end
```

Combinational example 3: If-statements

Generate mux for if-statements, fail if not assigned in all branches:

always_comb
if (c)
a = inp;
//else
// a = 'x;

Remember: Lutsig is formally verified

- Previous slides are pretty much the same checks a helpful synthesis tool or a linter would do
- Lutsig, however, is formally verified
- So, we know that the checks done are sufficient to guarantee semantics-preserving synthesis, i.e., input Verilog module and output netlist behave the same

Some other sources of mismatches to think about

- First version of Lutsig: X values too broken to use standard semantics
- First version of Lutsig: Correct blocking and nonblocking assignments usage
- Other modelling rules, e.g., block RAM inference should be similar to how combinational logic is handled in Lutsig

Conclusion

- Verilog is a... tricky language...
- (Although, in Verilog's defence, difficult to avoid this when modelling hardware behaviourally.)
- Nevertheless, this new version of Lutsig is one attempt at doing formal hardware development using Verilog